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In  th e  p a s t decade, neu rosc ien tis ts  an d  clin icians have  begun to 
use  im p la n ta b le  M EM S m u ltie lectrode  a rra y s  (e.g., 11 1) to 
observe th e  s im ultaneous activ ity  of m any  n eurons in  th e  b ra in . 
By observing th e  action  p o ten tia ls, o r “sp ikes,” of m any  neurons 
in  a localized region of th e  b ra in  i t  is possible to g a th e r enough 
in form ation  to p red ic t h a n d  tra jec to ries in  rea l tim e d u rin g  
reach in g  ta sk s  121. R ecent ex p erim en ts have  show n th a t  i t  is pos­
sible to develop n eu ro prosthetic  devices -  m achines contro lled  
d irectly  by th o u g h ts  -  if  th e  activ ity  of m ultip le  n eu rons can be 
observed.
C urren tly , d a ta  is recorded from  im p lan ted  m ultielectrode a rray s 
u sin g  bundles o f fine w ires an d  head-m oun ted  connectors; all 
electronics for am plification  and  recording is ex te rn a l to th e  body. 
This p re sen ts  th re e  m ajor b a rrie rs  to th e  developm ent of p ra c ti­
cal n eu ro prosthetic  devices: (1) th e  tran scu tan e o u s  connector p ro­
vides a p a th  for infection, (2) ex te rn a l noise an d  in te rfe rin g  sig­
n a ls  easily  couple to th e  w ires conveying w eak n e u ra l signals 
(<500nV) from  h igh-im pedance electrodes (>100kQ), an d  (3) th e  
connector an d  ex te rn a l electronics a re  typically  large an d  bulky 
com pared to th e  -5 m m  electrode a rray s. To e lim in a te  th ese  prob­
lem s, d a ta  from  th e  im p lan ted  electrodes should  be tra n sm itte d  
ou t of th e  body wirelessly. T his req u ires  electronics a t  th e  record­
in g  site  to  amplify, condition, and  dig itize th e  n e u ra l signa ls from 
each  electrode. T hese c ircu its m u st be pow ered w irelessly  since 
rechargeab le  b a tte rie s  a re  re la tive ly  large  and  h av e  lim ited  life­
tim es. Low pow er operation  (clOOmW) is e ssen tia l for any 
im p lan ted  electronics as e levated  tem p e ra tu re s  can  easily  kill 
neurons.
A w ireless, fu lly -im plan tab le  n eu ra l recording system  is being 
developed to facilita te  neuroscience resea rch  an d  n eu ro p ro s th e t­
ic app lications (see Fig. 30.2.1). The system  is based  on th e  U tah  
M icroelectrode A rray  (UEA), a 10x10 a rra y  of p la tin u m -tip p ed  
silicon ex trace llu la r electrodes 11 1. This p ap er describes th e  
developm ent of a m ixed-signal in te g ra te d  c ircu it th a t  will be flip- 
chip bonded to th e  back of th e  UEA u sin g  A u/Sn reflow soldering. 
This chip will d irectly  connect to  all 100 electrodes, am plify th e  
n e u ra l signa ls from  each  electrode, dig itize th is  d a ta , and  t r a n s ­
m it i t  over an  RF link  (see Fig. 30.2.2). Pow er will be delivered  
to a 6m m  coil m oun ted  on th e  back of th e  chip u sin g  an  inductive  
link. (This coil is u n d e r developm ent; th e  chip is cu rren tly  te s t­
ed  u sin g  dc power for in itia l te s ts  an d  a 19m m  coil for w ireless 
power te s ts .)  T he en tire  device will be coated in  pary lene  an d  sil­
icon carbide  to  p ro tec t i t  from  in te rn a l body fluids.
The in te g ra te d  c ircu it m easu res 4 .7x5.9m m 2 and  w as fab ricated  
in  a com m ercial O.S^im 3M 2P CM OS process (see Fig. 30.2.7). An 
on-chip bridge rectifie r an d  bandgap-referenced  low -dropout volt­
age re g u la to r provides a 3.3V dc power supply  from  a 2.64M Hz ac 
coil power signal. E x te rn a l capacitors a re  used  to reso n ate  w ith  
th e  pow er coil an d  sm ooth th e  u n reg u la ted  dc supply. A system  
clock is recovered from  th e  coil frequency, and  ASK m odulation  of 
th e  power signal allows th e  ex te rn a l u se r  to send  com m ands and  
configuration  d a ta  to th e  chip a t  6.5 kb/s (see [3 1 for a s im ila r 
pow er/data  link). The cen ter of th e  chip consists of a 10x10 a rray  
of am plifiers la id  ou t in  a 400[im p itch , corresponding  to  th e  
in ter-electrode spacing. A bond p ad  local to each  am plifier allows 
d irec t connection of th e  chip to  th e  UEA. Twelve of th e  100 p la t­
in u m -tipped  electrodes a re  u sed  as “g round” or “re ference” elec­
trodes; th e  rem ain in g  88 electrodes a re  connected to in te g ra te d
low-noise n eu ra l signal am plifiers. The am plifiers a re  ac-coupled 
to e lim in a te  th e  large dc offset found a t  th e  e lectrode-tissue in te r ­
face; th e ir  ban d w id th  ex tends from  l-5 k H z  to p ass n eu ra l spikes 
an d  re ject low-frequency local field po ten tia ls  (see Fig. 30.2.3). 
The am plifiers have a m easu red  ga in  of 60dB an d  in p u t-re ferred  
noise o f S .luV rm s. E ach  am plifier d raw s only 12.8nA of supply 
cu rren t; we use  th e  design  techn iques p re sen ted  in  [4 | to m in i­
m ize noise an d  power consum ption. Ind iv idual am plifiers m ay be 
pow ered down w ith  a com m and signal so th a t  u n u sed  electrode 
channels do no t d issip a te  power.
A 9b charge-red istrib u tio n  ADC is u sed  to  d ig itize th e  signal from 
one am plifier a t  15kSam ples/s. The ADC consum es less th a n  
30nA, an d  h as  m easu red  IN L an d  DNL <0.8 LSB for all b u t th e  
low est 50 codes. D igitizing  all 88 n eu ra l w aveform s sim u ltan e ­
ously w ould g en era te  prohibitively  h igh  d a ta  ra te s  (>10Mb/s) for 
low-power RF tran sm iss io n . Therefore, we perform  on-site  d a ta  
reduction  by in co rp o ra tin g  one-bit “spike d e tecto r” com parators 
in to  each  am plifier block. The spike detection  th resh o ld  is  se t by 
a 7b DAC. The u se r selects th e  detection  th resh o ld  level an d  also 
controls a n  analog  MUX th a t  ro u tes th e  desired  electrode am pli­
fier signal to th e  ADC. The chip produces a 330 kb/s d a ta  s tream  
th a t  in te rleav es ADC d a ta  from  one selected  am plifier, spike 
de tector d a ta  from  all am plifiers, an d  p a rity  bits. F igure  30.2.4 
show s recorded n eu ra l d a ta  (courtesy of K. Shenoy, S tan fo rd  
U n iversity ) p layed  th ro u g h  a n e u ra l am plifier on th e  chip; e ith e r 
th e  com plete d ig itized  w aveform  or sim ply th e  de tected  spikes 
m ay be tran sm itte d . (An a lte rn a te  approach  to n e u ra l d a ta  
reduction  is p re sen ted  in  151.)
D igitized n eu ra l d a ta  is tra n sm itte d  u sin g  a fu lly -in teg ra ted  
433M Hz FS K  tran sm itte r . The VCO uses a p lan a r  sp ira l induc­
to r (54nH , Q ~ 3) optim ized for m axim um  LC. para lle l-c ircu it 
eq u iv a len t re sis tan ce  to m inim ize pow er consum ption (see Fig. 
30.2.7). The in d u cto r also serves as a t ra n sm ittin g  an ten n a . At 
an  o p e ra tin g  supply  c u rre n t of 1.9mA, we a re  able to  receive FSK- 
m odu la ted  d a ta  (a t -86dBm ) a t  a d istan ce  of 13cm u sin g  a h a lf­
w ave re so n an t dipole a n te n n a  (see Fig. 30.2.5).
The com plete chip d issip a tes  13.5mW  of power w hen  th e  u n re g u ­
la te d  dc voltage is a t  i ts  m in im um  allow able level of 3.55V. The 
FS K  tra n s m itte r  consum es 50% of th is  power, and  th e  low-noise 
n e u ra l signal am plifiers consum e 30% w ith  all am plifiers pow­
e red  up. The tra n s m itte r  power could be reduced  by u sin g  a 
process w ith  a th ick -m etal option to in crease  in d u cto r Q, The 
m easu red  perform ance of th e  in te g ra te d  n eu ra l in te rface  chip is 
sum m arized  in  Fig. 30.2.6.
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Figure 30.2.1: Complete Integrated Neural Interface (INI) assembly.
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Figure 30.2.3: Schematic of neural signal amplifier. Resistors are made from 
high-resistance polysilicon.
Figure 30.2.4: Response of wireless-powered chip to neural waveform played 
from waveform generator: analog output of a neural signal amplifier (top), 
waveform reconstructed from ADC output (middle), output of corresponding 
spike detector (bottom).
Figure 30.2.5: Spectrum of FSK data transmitter sending a typical data frame 
at 330kb/s. Dipole antenna was positioned 13cm from chip.
Integrated Neural Interface IC Measured Performance
Power/command signal frequency 2.64 MHz
Minimum required receive coil voltage amplitude 5.7 V(peak)
3.3-V voltage regulator dropout (II = 3 mA) 250 mV
Load regulation (Il = 2-10 mA) 0.15 %
Line regulation (Vunreo = 3.5 V -  8.0 V) <0.30 %/V
Maximum command input data rate (ASK) 6.5 kbps
Number of Channels/Electrodes 88 signal, 12 ground
Neural Signal Amplifier Gain 60.1 dB (1.1 - 5  kHz)
Input Referred Noise 5.1 pVrms
Individual Amplifier Supply Current 12.8 pA
ADC resolution (LSB = 2.4 pV electrode referred) 9 bits
ADC sampling rate 15.0 kSamples/s
ADC INL/DNL error (codes 50-511) ±0.8 LSB/ ±0.6 LSB
Spike detector threshold resolution
(LSB = 4.8 pV electrode referred)
7 bits
FSK data transmission frequency 433 MHz
FSK data rate 330 kbps
Received signal power at distance of 13 cm -86 dBm
Total chip power dissipation 13.5 mW
Total chip area (0.5-pm, 2P3M CMOS) 27.3 mm2
Figure 30.2.6: Table summarizing measured INI chip performance.
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Figure 30.2.7: Dis photo of 4.7x5.9mm2 integrated neural interface chip. 
Insets show FSK data transmitter with integrated 54 nH inductor (left) and 
neural amplifier/spike detector cell (right).
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Figure 30.2.1: Complete Integrated Neural Interface (INI) assembly.
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Figure 30.2.2: Integrated Neural Interface system block diagram.
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Figure 30.2.3: Schematic of neural signal amplifier. Resistors are made from high-resistance polysilicon.
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Figure 30.2.4: Response of wireless-powered chip to neural waveform played from waveform generator: analog 
output of a neural signal amplifier (top), waveform reconstructed from ADC output (middle), output of 
corresponding spike detector (bottom).
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Figure 30.2.5: Spectrum of FSK data transmitter sending a typical data frame at 330kb/s. Dipole antenna was 
positioned 13cm from chip.
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I n t e g r a t e d  N e u r a l  I n t e r f a c e  I C  M e a s u r e d  P e r f o r m a n c e
P o w e r / c o m m a n d  s i g n a l  f r e q u e n c y 2 . 6 4  M H z
M i n i m u m  r e q u i r e d  r e c e i v e  c o i l  v o l t a g e  a m p l i t u d e 5 . 7  V ( p e a k )
3 . 3 - V  v o l t a g e  r e g u l a t o r  d r o p o u t  ( l L =  3  m A ) 2 5 0  m V
L o a d  r e g u l a t i o n  ( l L =  2 - 1 0  m A ) 0 . 1 5  %
L i n e  r e g u l a t i o n  ( V unreo  =  3 . 5  V  -  8 . 0  V ) < 0 . 3 0  % / V
M a x i m u m  c o m m a n d  i n p u t  d a t a  r a t e  ( A S K ) 6 . 5  k b p s
N u m b e r  o f  C h a n n e l s / E l e c t r o d e s 8 8  s i g n a l ,  1 2  g r o u n d
N e u r a l  S i g n a l  A m p l i f i e r  G a i n 6 0 . 1  d B  ( 1 . 1  - 5  k H z )
I n p u t  R e f e r r e d  N o i s e 5 . 1  p V r m s
I n d i v i d u a l  A m p l i f i e r  S u p p l y  C u r r e n t 1 2 . 8  p A
A D C  r e s o l u t i o n  ( L S B  =  2 . 4  p V  e l e c t r o d e  r e f e r r e d ) 9  b i t s
A D C  s a m p l i n g  r a t e 1 5 . 0  k S a m p l e s / s
A D C  I N L / D N L  e r r o r  ( c o d e s  5 0 - 5 1 1 ) ± 0 . 8  L S B /  ± 0 . 6  L S B
S p i k e  d e t e c t o r  t h r e s h o l d  r e s o l u t i o n
( L S B  =  4 . 8  p V  e l e c t r o d e  r e f e r r e d )
7  b i t s
F S K  d a t a  t r a n s m i s s i o n  f r e q u e n c y 4 3 3  M H z
F S K  d a t a  r a t e 3 3 0  k b p s
R e c e i v e d  s i g n a l  p o w e r  a t  d i s t a n c e  o f  1 3  c m - 8 6  d B m
T o t a l  c h i p  p o w e r  d i s s i p a t i o n 1 3 . 5  m W
T o t a l  c h i p  a r e a  ( 0 . 5 - p m ,  2 P 3 M  C M O S ) 2 7 . 3  m m 2
Figure 30.2 .6: Table summarizing measured INI chip performance.
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Figure 30.2 .7: Die photo of 4 .7x5 .9mm2 integrated neural interface chip. Insets show FSK data transmitter 
with integrated 54 nH inductor (left) and neural amplifier/spike detector cell (right).
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